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Abstract—This paper shows that existing delay-based testing
techniques for power gating exhibit fault coverage loss due to
unconsidered delays introduced by the structure of the virtual
voltage power-distribution-network (VPDN). To restore this loss,
which could reach up to 70.3% on stuck-open faults, we propose
a design-for-testability (DFT) logic that considers the impact
of VPDN on fault coverage in order to constitute the proper
interface between the VPDN and the DFT. The proposed logic
can be easily implemented on-top of existing DFT solutions and
its overhead is optimized by an algorithm that offers trade-off
ﬂexibility between test-application-time and hardware overhead.
Through physical layout SPICE simulations, we show complete
fault coverage recovery on stuck-open faults and 43.2% test-
application-time improvement compared to a previously proposed
DFT technique. To the best of our knowledge, this paper presents
the ﬁrst analysis of the VPDN impact on test quality.
Index Terms—power gating, dft, power-distribution-network,
fault coverage, grid style power gating
I. INTRODUCTION
Design-for-testability (DFT) is a design technique that in-
creases the testability of Integrated Circuits (ICs) against fault
models that mimic the behaviour of physical defects [12].
Fault coverage is used as a quantiﬁcation of test quality and
high quality testing is substantial to avoid yield loss [2]. Power
gating is a low power design technique for ICs that assures the
viability of high performance and energy efﬁcient electronic
devices at sub-100-nm CMOS technologies [14]. It utilizes
transistors as power-switches of logic blocks supply voltage to
reduce leakage power and power consumption during periods
of inactivity. Power switches are susceptible to defects and
their high quality testing is crucial for achieving low power
and anticipated performance beneﬁts of power-gated ICs [8].
Power switches are implemented as header or footer
switches in either ﬁne-grain or coarse-grain design styles.
A ﬁne-grain style incorporates a power switch within each
logic cell simplifying power gating synthesis through existing
EDA tools [4]. However, the coarse-grain design style is
more popular choice and the focus of this paper because the
power switches feed a block of logic with less area overhead
and higher robustness against process variations. Coarse grain
power gating is implemented in two different design styles by
facilitating either a ring or a grid network of power switches. In
ring style, power switches are placed at a ring externally to the
power-gated block (Figure 1a). In grid style [4], [11], power
switches are distributed throughout the power-gated region
(Figure 1b) forming a grid between the power-distribution-
networks (PDNs): the supply voltage Vdd PDN (SPDN) and
the virtual voltage VV dd PDN (VPDN). When comparing these
two styles [4], the ring is the only option for power gating
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Fig. 1. (a) Ring style and (b) grid style power gating schemes
IP blocks, while the grid style is scalable to large designs
and the only option that supports hybernation, the ability to
store the state of the power-gated IC in retention registers. For
these reasons, the grid style is deployed very often in industrial
designs and is the focus of this work.
Although previous works have considerably advanced the
DFT architectures for power switches, when considering the
transistor fault models of stuck-opens and stuck-shorts [5]–
[10], [13], [16], this is the ﬁrst work that analyses the PDNs
impact on fault coverage. This problem is described in Section
II. In Section III the parameters that affect the problem
are identiﬁed and fault coverage loss of up to 70.3% is
shown. To this end, Section IV presents a DFT logic that
can be automated designed on-top of existing DFT solutions
through an algorithm that offers trade-off ﬂexibility between
test-application-time (TAT) and hardware overhead. Finally,
Section V evaluates the performance and the trade-offs of the
proposed method, while Section VI concludes the paper.
II. BACKGROUND & MOTIVATION
Figure 2 presents the DFT architecture for delay-based
testing against stuck-open faults on header power switches that
was proposed in [6], [9], [10]. The basic idea is the segmenta-
tion of the power switches set at m segments under test (SUTs)
of size L number of power switches [6]. A test is conducted by
observing an ideal observation point VV dd, marked in Figure 2,
without considering the delays of the VPDN. The test process
is shown in Figure 3. During initialization phase, the control
logic fully discharges the VV dd node by using the discharge
transistors [10]. During application phase, a single SUT Si is
waken-up by the control logic by deasserting the sleepi signal.
At capture moment, the NAND gate logic output is captured
at the “Test Result” memory cell by the assertion of the test
clock [9], the frequency of which depends on the segment size
L. The captured value indicates if the observation point VV dd
was sufﬁciently charged at the capture moment. Test clock
frequency is selected based on the observable charging delay
M of the VV dd point. That delay is the time elapsed from the
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Fig. 2. DFT for ring style power gating with ideal observation point [9]
Fig. 3. Sensitivity of test process on charging delay M of VV dd
start of the application phase to the capture moment, when the
transient voltage at the NAND gate reaches logic-0 value at
the fault free scenario testing of a SUT. For analog-to-digital
conversion, the voltage level of  0.2VV dd is used as logic-0,
and voltage  0.8VV dd as logic-1, because when considering
process variation with 3 variation effects, logic threshold
voltage of a gate is within 20%-80% of Vdd [18].
In this paper we examine the test environment presented
in Figure 4 that considers the RC components of the supply
voltage (SPDN), the ground voltage (GPDN) and the virtual
voltage (VPDN). The power gating style is the grid style
shown in Figure 1b. In this environment, the observation
NAND gate may observe any of the observation points Dj
on the VPDN that are shown in Figure 1b and in Figure
4. Based on this setup, we show in Section III that contrary
to the ideal VV dd (Figure 2), where the observable charging
delay M is unique, at the VPDN consideration (Figure 4) the
observable charging delay Mij is affected by two additional
to the segment size L factors that interact with the RC network
during testing:
 the observation point Dj that observes the delay
 the SUT Si that is waken-up
Note in Figure 3 how two hypothetical scenarios (dashed
curves) with observable charging delay that deviates from the
one used to calculate test frequency may affect fault coverage.
We show in Section III that this fault coverage loss may reach
up to 70.3% for a SUT when VPDN is considered. Since
multiple test clocks, one for every SUT, is not a practical
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solution, this paper presents an enhanced DFT observation
logic that restores the fault coverage loss with the usage
of just the system clock. This observation logic, shown in
Figure 5, enables the fault coverage restoration by skipping
an appropriate number of clock cycles through clock-gating
of the system clock before activating a suitable observation
point. An algorithm is utilized to select the minimum number
of observation points OP to achieve 100% fault coverage.
This logic is combined with the DFT of Figure 4 to form the
solution shown in Figure 7.
III. ANALYSIS OF VPDN IMPACT ON FAULT COVERAGE
We synthesize using a 90nm library, one of the IWLS
benchmark circuits [1], the ethernet of 157.5K gate equivalents
size (a gate equivalent corresponds to a two input NAND gate),
with grid style coarse grain power gating using header power
switches. The constraint during the physical synthesis of the
PDNs was to achieve  5% IR drop with 2048 power switches.
Using Synopsys STAR-RCXT, we extracted two SPICE mod-
els: one for Figure 4 that includes the PDNs (MPDN) and
the other for Figure 2 without the PDNs (MNOPDN). The
operational voltage is Vdd = 1:2V. To speed-up SPICE
simulations and focus on the effects of the PDNs on fault
coverage, every logic gate not related to DFT is modeled with
an RC network. The RC values are extracted by design’s
library as the median values of all input combinations. For
large industrial designs parallel rail analysis techniques such
as those reported in [17] can be deployed. Finally, the MPDN
is monitored at 200 observation points Dj (shown as dots in
Figure 6a), while the MNOPDN is only monitored at the VV dd
node. The simulations showed that SPDN and GPDN do not
affect power switches testing since they do not switch during
that time. However, the VPDN impacts it considerably.
IEEE © 2014: this paper is in “accepted” status for the 23rd Asian Test Symposium 2Fig. 6. (a) Setup of case study, (b) transient voltage level showing charging delay deviations and fault coverage loss for various observation points Dj
A. VPDN charging delay depends on observation point Dj
Firstly, we focus on a single SUT Smid at the centre of
the physical layout with size Lmid = 128 power switches,
as shown in Figure 6a. We simulate the MPDN for every
observation point Dj. These results are shown in Figure 6b.
Each curve depicts the transient voltage level (Figure 3) of the
output of a NAND gate (Figure 4), when observing one out of
the 200 Dj observation points. We repeat this simulation for
the MNOPDN. The voltage level of the VV dd node is shown
as the dashed curve “Without VPDN” in Figure 6b. Note, how
the curves of the MPDN, are deviating from “Without VPDN”
curve. When it arrives early, it belongs to observation points
close to the SUT Smid. The earliest of them, belongs to the
closest Dj (shown in Figure 6a) and arrives 52% sooner than
the curve Without VPDN. When it arrives late, it belongs to
observation points far from the SUT Smid. The latest one of
them, belongs to the most far observation point (shown in
Figure 6a) and arrives 25% later than curve Without VPDN.
As expected, the choice of the observation point Dj impacts
considerably the observable charging delay of the VPDN.
Next, we compute the fault coverage loss of the observable
charging delay per Dj because of the mechanism described in
Figure 3. Fault coverage is negatively affected by false passes
(FP), the percentage of devices that even if they are faulty
they pass test, and false fails (FF), the percentage of fault-free
devices that fail test. The test frequency that achieves 100%
fault coverage on the MNOPDN is required. The half-period
of that frequency (see Figure 3) is the charge delay of the
MNOPDN simulation in Figure 6b. For the case at hand, it was
found 59.5MHz. For every observation point Dj we measure
the FPs and FFs by gradually injecting stuck-open faults at the
power switches of the MPDN until a correct result of the test.
The percentage of masked faults provides the fault coverage
loss. The ﬁrst injection characterizes the type of loss (FP or
FF). The results are marked in Figure 6b: the selection of an
observation point very close to the SUT Smid (the highlighted
curve to the left of the curve Without VPDN) leads to FP of
36%, while the selection of an observation point too far from
the SUT Smid leads to FF of 22% (highlighted curve to the
right). An arbitary Dj selection leads to average FP of 19.6%
and average FF of 7.8%. Note in Figure 6b the monotonic
relationship between the fault coverage loss and the deviation
of the charging delay for every observation point Dj from the
capture moment of the test clock. In Section IV we exploit this
relationship to select observation points that minimize these
deviations and consequently the fault coverage loss.
B. VPDN charging delay depends on SUT Si
The observable charging delay at a particular observation
point depends on the location of the SUT Si at the physical
layout. To show that, we repeat the experiment of Section
III-A for another SUT Scor with the same segment size scor =
128, located at a corner of the power gated domain (Figure
6a). The observable charging delays for the Smid SUTs from
the closest and the most far observation points are Mmid =
5:52ns and Mmid = 11:4ns respectively. For the Scor case,
they were found to be Mcor = 4:3ns for the closest observation
point, considerably different compared to the 5.52ns of the
Smid, and Mcor = 11:1ns for the most far observation point.
The fault coverage loss FP and FF results for the Scor are
48% and 20% (worst case) and 19.8% and 7% (average case)
respectively. We showed that the observable VPDN charging
delay M depends on the SUT Si and the observation point
Dj that observes it. Hereafter, it will be denoted as Mij.
C. Fault coverage loss for various segment sizes L
Next, we consider a single observation point option at
a corner of the design (the Dj at the top right corner in
Figure 6a). For various SUT segmentations of the 2048 power
switches, L  m = 32  64;64  32;128  16 and 256  8,
the charging delay M is computed by using the MNOPDN
(model without consider the VPDN) and the results are shown
in column M of Table I. Then, the observable charging delay
Mij for each SUT is computed through the MPDN model.
The deviations of Mij from M are shown under columns
‘-’ and ‘+’ next to the column M. Finally, through fault
injections we gather the FP and FF results also shown in
Table I. The ﬁrst two columns contain the SUT size L and
the SUTs number m. The next three contain the charging
delay M and its observable deviation ‘-’ and ‘+’. The last
four columns contain the average FP and FF results and the
worst FP and FF results. For example, by ignoring the VPDN,
for m = 8 segments of L = 256 power switches, the charging
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OBSERVABLE CHARGING DELAY FOR VARIOUS SEGMENTATION SETUPS
L m   M + FP % FF % worst FP % worst FF %
32 64 3.9 33.3 3.7 2.3 2.8 50.3 19.3
64 32 3.7 17.8 3.5 6.9 5.7 43.7 28.1
128 16 2.9 8.4 3.0 8.6 9.6 46.9 21.9
256 8 1.9 4.2 1.0 13.4 12.6 70.3 29.6
delay without considering the VPDN is M = 4:2ns. Yet, when
VPDN is considered the observable charging delay arrives
1.9ns sooner than M for a SUT that suffers from 70.3% FP and
1.0ns later than M for another SUT that suffers from 29.6%
FF. The average fault coverage degradation is 13.4% FP and
12.6% FF for all SUTs. Note that this fault coverage loss
increases while SUT size increases rendering previous DFT
methods inapplicable for high speed testing of power switches.
These results clearly motivate the importance of considering
a VPDN interface between the SUT and the DFT logic.
IV. PROPOSED VPDN-AWARE DFT ARCHITECTURE
The VPDN-aware DFT architecture provides on-chip con-
trol over the parameters that affect the deviations of the VPDN
observable charging delay in order to restore fault coverage:
the observation point Dj that observes that delay and the
SUT Si that charges the VPDN. Additional control over the
system-clock clock-gating is required in order to generate the
appropriate capture edge. The proposed architecture utilizes
the block introduced in Figure 5 to restore fault coverage and
is shown shaded in Figure 7. It consists of three major blocks:
Fault Coverage Recovery Observation Logic (FCR): This
block is responsible for both the generation of the test clock
and the activation of an observation point OPj that achieve
100% fault coverage out of a set of minimum observation
points OP. The basic idea is that one out of the multiple
rising edges generated by clock gating the system clock, the
cth
ij , achieves high fault coverage when observes the result
of a SUT Si through the observation point OPj. The high
fault coverage is met, if the observable charging delay Mij,
exhibits negligible deviation with that rising edge. We call
this condition compatibility and is described in Section IV-A.
This unit latches system clock as long as the capture signal
is zero and the multiplexer OP-MUX selects the appropriate
observation point OPj indicated by the opselect value. A shift
register stores the test result, when capture is asserted.
FCR Controller (FCRC): This block is responsible for
generating the control signals opselect and capture for the
FCR unit. Firstly, the Observation Point Controller (OPC)
generates on-chip the opselect signal to control the activation
of a single observation point for a particular SUT Si. The
number of observation points OP that are integrated on-chip
are selected to be minimum by the algorithm of Section IV-A.
As a result, many SUTs Si require the activation of the same
OPj and the data of this correspondance are suitable for
Run-Length (RL) compression (which also requires minimum
decompression logic). The compressed data are stored in a
registers ﬁle (OP-REG), each register of which, stores the
opselect value and its repetition number of SUTs. Secondly,
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Fig. 7. Proposed DFT architecture
the Capture Edge Controller (CEC), generates on-chip the
capture signal that controls the clock gating of the system
clock. A counter counts down cij clock rising edges before
asserting capture. Skip cycles cij are also stored in a registers
ﬁle (C-REG). They are also stored at an RL compressed form:
each register stores a cij value and its repeatition number. That
compression performs well for encoding long sequences that
repeat the same value (many pairs (Si, OPj) require the same
skip cycles value cij). Note that cij values are computed for
a clock frequency f. When process variations affect f, the
proposed fault coverage is also affected. To consider these
effects, when conﬁgure is asserted, CEC unit loads at the
C-REG a variations-aware conﬁguration C(f) generated by
running the algorithm of Section IV-A on the ﬁnal frequency.
Observation Cells (OCs): NAND observation cells, shown as
an oval shape in Figure 7, that are attached on a minimum set
of observation points OP selected by the algorithm of Section
IV-A that achieve 100% fault coverage. Voltage monitoring
alternatives like those reported in [15] can be deployed.
Figure 8 depicts the generation ﬂow of this logic. The spice
model MPDN generated after physical layout that includes
PDNs is required. Next, power switches are segmented at
segments of size L and observation points Dj are injected into
the MPDN model. The algorithm, described below, is applied
in order to select a minimum set OP of them.
A. Minimum set of observation points selection
The Algorithm I in Figure 8 selects a minimum observation
points set OP. Firstly, the observable charging delay Mij is
computed for every pair of SUT Si and candidate observation
point Dj through simulations of the MPDN. Next, the most
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close rising edge of the system clock to Mij is identiﬁed
and evaluated for its fault coverage loss using its deviation
from Mij. For a pair (Si, Dj) we deﬁne as charging delay
deviation of the Nth rising edge from the focal moment Mij
as: d(N;Mij) = jN  T   Mijj, where T is the period of
the system clock. Next, we deﬁne for a pair (Si, Dj) to
be compatible at the Nth rising edge of the system clock
when that deviation is d(N;Mij) < P  Mij (compatibility
condition), where 0  P  1 is the maximum charging delay
deviation value, a parameter given by the designer that serves
as an input constraint: for P values close to ‘0’, pairs with
low deviation are characterized as compatible. Even if results
of a P value do not offer 100% fault coverage (FC), the
monotonic relationship between charging delay deviation and
fault coverage loss assures that a smaller P value will achieve
lower FC loss. When the above compatibility condition is met,
we set skip cycles cij = N, the number of system-clock clock-
gated cycles beforing capturing the test response.
A selection algorithm is deployed to assure that for every
SUT Si there will be an observation point in OP set that will
be compatible and also minimize the number of observation
points jOPj (and consequently hardware overhead), the fault
coverage loss and TAT. The algorithm selects every element
of OP set based on the critera below:
C1: Select a set MIN(D) with the observation points Dj that
exhibit the minimum average charging delay deviation for all
their compatible SUTs still remaining in S.
C2: Among those Dj selected by criterion C1, select the one
that requires the minimum average number of skip cycles for
all its compatible SUTs (even those droped from S).
Every new observation point selection follows these criteria.
After the selection of an observation point, its compatible
SUTs are droped from set S. The algorithm terminates when
the set S is empty. If the designer has set the more observation
points parameter, MOP, to a value greater than the minimum
number of observation points jOPj, the algorithm selects
MOP number of observation points. This property offers
trade-off between hardware overhead and TAT. After the
selection of the set OP the test generation process assigns
every SUT Si to be tested through its compatible observa-
tion point OPj that requires the minimum skip cycles cij.
Finally, the OP-REG and C(f) memory data are generated
by compressing the tests (triplets of Si, OPj and cij) using
RL compression [3]. Note that the above algorithm requires
the system clock frequency in order to evaluate the observation
points quality. To restore possible fault coverage loss caused by
process variations that affect system clock, the conﬁguration
C(f) must be computed after the system clock frequency is
known. For systems with high speed clocks this approach
can completely restore the fault coverage loss even when the
observation points have been pre-selected with a slightly dif-
ferent system clock frequency. However, for systems with slow
system clock frequency the pre-selected observation points
will be incompatible with the ﬁnal system clock. An initial
selection of more observation points (MOP parameter) and the
expansion of conﬁguration C(f) to include the assignment of
SUTs to observation points (data of OP-REG) solve this issue.
V. SIMULATION RESULTS
In this section we validate, through SPICE simulation, the
performance of the proposed DFT architecture (Figure 7) when
VPDN is considered for various power switches segmentation
setups. Also, for various parameters of the ﬂow (Figure 8),
we show the available trade-offs on FC, TAT and hardware
overhead. Finally, we compare the results of a recent work that
does not consider the VPDN for testing power switches [9]
with and without the proposed fault coverage recovery logic.
The simulation setup is the same as that of Section II and the
operational frequency of the benchmark is f = 1GHz.
Firstly, we examine various segmentation setups L 
m = 32  64;64  32;128  16 and 256  8 by vary-
ing the maximum charging delay deviation parameter P =
0:2;0:1;0:08;0:06;0:04;0:02; and 0:01, starting from the
largest towards the smallest value. The parameter MOP
(More Observation Points) is set to zero in order to trigger
the selection of a minimum set of observation points. Results
for the ﬁrst P value that achieves 100% FC are shown in
Table II, and include the number of selected observation points
jOPj, the size in bits of the OP-REG and the conﬁguration
jC(f)j (that is stored in C-REG, Figure 7), the TAT and the
FC (FC=100% - “False Passes %” - “False Fails %”, Figure
6b) In every setup there is at least a P value that restores
FC at 100% with very low hardware overhead. The selected
observation points number was in the range of [1 5] and the
register ﬁles requirements (OP-REG + jC(f)j) are very low,
in the range of [38 95] ﬂip ﬂops.
Next, for one case from Table II, the L  m = 256  8,
the selected observation points number jOPj, the achieved
FC, the conﬁguration size jC(f)j and the OP-REG size are
shown in Figure 9. As expected, while P values decrease more
observation points are selected and the FC increases. At the
same time the size of OP-REG increases from 3 to 20 ﬂip
ﬂops, while the size of the conﬁguration jC(f)j remains small
in the range of [12 20] bits. For P = 0:06 the algorithm
achieves 100% FC with jOPj = 5 observation points. Next,
Figure 10 presents a trade-off between hardware overhead and
TAT for more observation points MOP = 6;7;8. These values
trigger the selection of more than the minimum jOPj = 5
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RESULTS FOR MINIMUM OBSERVATION POINTS SELECTION
Basic Info Hardware Overhead Performance
L m jOPj OP-REG jC(f)j TAT (ns) FC (%)
32 64 1 6 80 7.76E+03
100 64 32 3 18 77 1.93E+03
128 16 4 16 30 4.3E+02
256 8 5 18 20 1.38E+02
Fig. 9. Fault coverage vs. hardware overhead trade-off
observation points. While the jOPj increases from 5 to 8 the
bit requirements remain almost unaffected (OP-REG increases,
but jC(f)j decreases). The same time TAT decreases 26.6%
compared to the case of jOPj = 5, clearly indicating that
more observation points can be spared for less TAT, a trade-
off observed at all the simulations.
Finally, we evaluate the proposed method when it is applied
on top of [9], a technique that does not consider the PDNs
for testing power switches. The results in Table III show that
the proposed method (labelled as “ [9]+Prop.”) restores fault
coverage to 100%. Note that the proposed architecture is able
to select an observation point close to the SUT. For this reason
it achieves up to 43.2% less TAT than [9]. For the cases in
Table III the proposed architecture requires the following logic
on top of the architecture of [9]: [38 95] ﬂip ﬂops for the
register ﬁles, [0 16] observation cells, 5 counters for the control
logic and a 16:1 MUX (worst case). This additional logic leads
to 42%-58% more hardware overhead compared to [9] which
is less than 0.3% of a design with 157.5K gate equivalents.
VI. CONCLUSIONS
We showed that delay-based testing of power switches
must consider the VPDN to deliver 100% fault coverage. To
this end, we proposed a new fault coverage recovery DFT
architecture that is selected through an algorithm (Section IV)
and considers the VPDN to achieve multiple objectives: high
fault coverage, low TAT and minimum hardware overhead. The
simulations results showed complete fault coverage recovery
(Table II), and trade-offs on hardware overhead (Figure 9) and
TAT (Figure 10) as well as 43.2% TAT improvement when the
proposed DFT is applied on top of a recently proposed DFT
(Table III) with minimum hardware overhead of less than 0.3%
percent of a design with 157.5K gate equivalents.
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Fig. 10. TAT vs. ﬂip ﬂop requirements by selecting more observation points
TABLE III
PROPOSED METHOD RESULTS WHEN APPLIED ON TOP OF [9]
L m
Freq. (MHz) TAT (ns) FC (%)
[9] [9]+Prop. [9] [9]+Prop. Impr. (%) [9] [9]+Prop.
32 64 15
1000
8.60E+03 6.88E+03 20.0 97
100 64 32 28 2.18E+03 1.66E+03 23.7 94
128 16 59.5 5.54E+02 3.58E+02 35.5 91
256 8 118 1.44E+02 0.82E+02 43.2 87
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